

101




Figure #1




Figure 2A




Figure 2B




Figure 2C

/ 301




Figure #3

/ 401




Figure #4

501






Figure 5


601



611



621



HV3 packets

Fig 6




Figure #7




Figure 8




Figure # 10




Figure # 11





Figure 12

Figure 13



1401

Firmware-generated headers for packets and fragments

T_x FIFO

HCI Layer - 1403

1405

```

FIRMWARE PAC
124 bytes

```

124 bytes

```

FIRMWARE PAC
124 bytes

```

124 bytes

Firmware packets

fragments

BB packets formed by segmenter

Hardware-generated headers

t

TX

ACKNOWLEDGMENTS

RX

TX

As

—

T

RX

72

8X

- * RX EVENT for DM1
- * TX CONFIRMATION EVENT
for FIRMWARE PACKET #1

beginning of
write
operations

end of write
operations

Q=1

ARQ=1

2009-04-04 15:00:00




Figure 15




FIGURE 16

1701




Figure 17




Figure 18

1901




Figure 19A




Figure 19B

— 2001 —

Range Label	Min Bytes In Buffer	Max Bytes In Buffer	1 st Choice	2 nd Choice	3 rd Choice	4 th Choice	5 th Choice	6 th Choice
a)	0	0	NULL	NULL	NULL	NULL	NULL	NULL
b)	1	17	DM1	DF1	DM3	DF3	DM5	DF5
c)	18	27	DF1	DM3	DF3	DM5	DF5	DM1
d)	28	121	DM3	DF3	DM5	DF5	DF1	DM1
e)	122	133	DF3	DM5	DF5	DM3	DF1	DM1
f)	134	223	DM5	DF5	DF3	DM3	DF1	DM1
g)	224	339	DF5	DM5	DF3	DM3	DF1	DM1
h)	339		DF5	DM5	DF3	DM3	DF1	DM1

Figure 20

[illegible]

Figure 1. Example of a Fragment Chooser for 16 fragments, $N = 4$




Figure 21

Figure 22 Circuit to calculate CLK mod T, where CLK is 27 bits and T is 8 bits.




Figure 22

Figure 3. Example calculation: $115307261 \bmod 135$




Figure 23





Figure 24

L2CAP PACKET FLUSH STATE MACHINE




Figure 26

L2CAP PACKET TRANSMIT STATE MACHINE




Figure 27